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Abstract—Previous work have suggested approaches to intro-
duce dynamic element matching (DEM) into the reference net of
a ﬂash analog-to-digital converter. No implementations of such
circuits have however been reported. In this work we evaluate
the suitability and estimate the performance enhancements of
a recently proposed DEM architecture by using this in the
design of a 6-bit Nyquist rate converter. The converter is sent
for manufacturing in a 130 nm partially depleted silicon-on-
insulator CMOS technology. It was simulated at transistor level
in Cadence using the foundry provided BSIM3SOI Eldo models.
These simulations yield a maximum sampling frequency of at
least 350 MHz. The simulations also indicate a performance
improvement in terms of spurious free dynamic range when using
dynamic element matching.
I. INTRODUCTION
Flash analog-to-digital converters (ADCs) are mostly used
for high-speed applications [1]–[3]. Today a growing applica-
tion domain is communication, where the spectral properties
are important. In the recent years attempts to introduce dy-
namic element matching (DEM) into ﬂash ADCs have been
made to improve the linearity properties [4], [5].
Due to process variations, mismatch errors will be intro-
duced during the manufacturing of the circuits. To compensate
for mismatch that yield nonlinearity errors in the transfer
function, static and dynamic matching techniques can be
employed. When using static matching the components are
placed close together in certain patterns and made sufﬁciently
large to yield small relative errors. Another approach used in,
e.g., current steering digital-to-analog converters (DACs) [6],
pipelined ADCs [7], and ﬂash ADCs [5], is to use the DEM
technique.
This work evaluates the suitability and estimates the per-
formance enhancements of introducing DEM into the refer-
ence net of a ﬂash ADC. A 6-bit Nyquist rate ﬂash ADC
is therefore designed in a 130 nm partially depleted (PD)
silicon-on-insulator (SOI) CMOS technology, which is sent
for manufacturing.
The DEM ﬂash ADC topology is presented in Sec. II. In
Sec. III the design of the comparator, the reference net, and
the thermometer-to-binary decoder are presented. The circuit
was simulated in Cadence using foundry provided BSIM3SOI
models for Eldo. The results from the simulations are given
in Sec. IV. The conclusions are found in Sec. V.
II. THE DEM FLASH ADC TOPOLOGY
High-speed ADCs are usually based on a ﬂash structure.
The input signal is applied to the inputs of 2N−1 comparators,
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Fig. 1. Illustration of the DEM ﬂash ADC topology.
where N is the resolution of the ADC in number of bits.
Each comparator is connected to a reference voltage, which is
generated by a resistive ladder. The output of a comparator is
a logical one if the input voltage is larger than the reference
voltage at the input of the comparator, otherwise the output
is zero. The output pattern of the comparators is thermometer
code, which subsequently is decoded to binary code by a (2N−
1)-to-N decoder.
Due to mismatch, the resistor values deviate from the
nominal values resulting in a deviation of the reference levels.
The transfer function of the ADC thereby becomes nonlinear,
which introduces harmonics in the output. Another source of
nonlinearity is the input offset error voltage of each compara-
tor, which is different for each comparator due to process
variations. However, if DEM is applied the spurious tones
in the output due to the nonlinearities can be suppressed. In
a recently proposed DEM architecture [8], DEM is obtained
by doubling the number of resistors in the reference net and
connecting them in a circular structure. The reference net
supply Vref is connected to the reference net through a set
of switches that enables the reference levels to interchange,
giving the DEM [8]. This technique is used in this work and
is illustrated by Fig. 1, which shows the DEM ﬂash ADC
topology for a converter with four reference levels.
In Fig. 1, the circular structure of the resistor net can be
seen. Vref is connected to one pair of nodes in the resistor
net that divides it into two ladders with equal total resistance.
Not shown in the ﬁgure is the current mirror output connected
to the Vref− terminal, which stabilizes the current through the
reference net.
A pseudo random bit stream (PRBS) generator controls
the 1-of-N decoder, which controls the pair of nodes to beconnected to Vref. Hence the reference level of each comparator
is interchanged.
The advantage of this solution is that the total resistance of
the resistor ladder can be chosen sufﬁciently low to meet the
requirements on input signal feedthrough [8], which is difﬁcult
to achieve with other proposed architectures [5], [9].
The drawback with this type of switched reference net is that
the parasitic capacitances associated with the switches increase
the settling time of the reference voltages. It therefore takes
a longer time after start-up before the output of the ADC can
be used, since the reference net must be allowed to settle ﬁrst.
A. The PRBS and 1-of-N Decoder
If any pair of the 2N − 1 comparators are allowed to
interchange their reference voltages the reference voltages
could change by as much as the full-scale voltage VFS every
sample. This large voltage ﬂuctuation would limit the speed
of the overall converter, since the reference voltages must
settle every sample before the output of the ADC can be
used. To reduce this settling time we only allow neighboring
comparators to interchange their reference voltages. This yield
lower reference voltage ﬂuctuations and therefore a shorter
settling time [8]. Restricting the reference voltage interchange
to neighboring comparators still reduces the spurious tones to
a large extent compared with not using DEM, and it is almost
as efﬁcient as when letting any pair of comparators interchange
their reference voltages [8].
The 1-of-N decoder in Fig. 1 therefore consists of an N
stage circular shift register capable of shifting one position in
either direction. One of its stages is initiated to logical zero
and the others to one. Hence one of the N outputs of the
1-of-N decoder will always be zero. The zero is shifted one
position each clock cycle, but the direction is dependent on
the output of the PRBS generator.
The PRBS generator in Fig. 1 consists of a 15 stage shift
register where the ﬁrst stage is initiated to logical one and the
other stages to zero. The outputs of the last and the ﬁrst stage
of the shift register are connected to an XOR gate, whose
output is connected to the input of the ﬁrst stage. This yield
a PRBS with a maximum sequence length, i.e., 215 − 1 long,
before it is repeated. The output of the last stage controls in
which direction the 1-of-N decoder shifts its zero.
B. MATLAB Model
A MATLAB model of the DEM ADC topology was de-
veloped to evaluate the performance enhancements of using
DEM [8]. An uncertainty in the resistor values of the reference
net as well as the offset of the comparators is included. They
are considered to be Gaussian distributed with a standard
deviation in value of 10 % and 15 mV respectively. Vref is
1 V and the resolution N is 6 bits. The output spectrum from
a MATLAB simulation is depicted in Fig. 2.
Fig. 2(b) illustrates that the spurious tones are reduced and
the noise ﬂoor raised when DEM is used compared with
Fig. 2(a) where no DEM is used. Fig. 2 also indicate that
DEM yields roughly a 9 dB improvement of the SFDR in this
run.
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Fig. 2. Output spectrum (a) without DEM and (b) with DEM.
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Fig. 3. The comparator used in the ADC.
III. THE DEM FLASH ADC DESIGN
A. Comparator
This section describes the design of the latched comparator
used in the ADC test chip. The comparator is designed
with a preampliﬁer connected to a latch-based comparator, as
illustrated in Fig. 3.
The preampliﬁer have a passive load to be able to reach
1.5 GHz sampling frequency [2], [3]. It is connected to the
input stage of the latched comparator, which is connected to
the latch on the output.
The use of a latch yields a very fast comparator. When the
clock goes high it enters its metastable state. The ampliﬁer
connected to the latch then injects a current difference into the
latch. The current difference steers the latch to one of its stable
states when it enter its evaluation phase, i.e., when the clock
goes low. Since the comparator has a differential topology the
even order distortion is ideally eliminated [2]. The emphasis
during the design phase was thereby on minimizing the third
order distortion D3 of the preampliﬁers given by (1) [3],
D3 = 20log

2
3π
famp
fin
e
−

Vlr
VFS
famp
fin −1

, (1)
where
Vlr = Vgs − VT (2)
is the linear range, VFS is the full-scale of the ADC, famp and
fin are the −3 dB bandwidth of the input ampliﬁer and the
input signal frequency, respectively. The third order distortion
should be below the quantization noise ﬂoor given by
SQNR =6 .02N +1 .76 dB. (3)
For a resolution of six bits this requirement yields a quanti-
zation noise ﬂoor at −38 dB. After choosing Vlr the required
ampliﬁer bandwidth was computed from (1).
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Fig. 4. Model for the input-to-reference signal feedthrough for a resolution
N of two bits.
B. Reference Net
During the design of the comparator its parasitic input
capacitance was derived. The parasitic capacitor yields input
signal feedthrough to the terminals of the resistive net gen-
erating the reference voltages. The signal feedthrough causes
variation of the reference voltages, whose magnitude can be
too high if the resistance of the resistors are not chosen low
enough. However, if it is chosen too low the reference net will
consume unnecessarily high power [10]. An expression for the
maximum allowable reference net resistor value was thereby
derived. The structure of the model used is shown in Fig. 4
for three comparators and the assumption that Vref+ and Vref−
are perfectly decoupled, and thereby stable.
After expanding the model to the general case of 2N − 1
comparators, R and C are given by
R = Rtot/(2N − 1) (4)
and
C = Ctot/2N, (5)
where Rtot is the total reference net resistance and Ctot is the
total input capacitance. The middle reference net output Vmid
is affected the most by the input signal feedthrough [10]. The
ratio between Vmid and the input signal Vin for a resolution of
six bits was calculated using MATLAB. Under the assumption
that 2πfinRC   1 the following expression for Rtot is
obtained
Rtot ≤ 4.1
Vmid
Vin
1
πfinCtot
, (6)
which also was validated by simulations in Cadence and it is
close to the expression derived in [10].
A feedthrough of 1 LSB, a maximum input frequency of
260 MHz and Ctot =0 .83 pF yields using (6) that the total
reference net resistance Rtot should be less than 94 Ω.
C. Thermometer-to-Binary Decoder
The thermometer coded output of the comparators is con-
verted to binary code by a thermometer-to-binary decoder,
which can be implemented by various of approaches, e.g., a
ones-counter [1]. In this case a ones-counter should be used,
since the comparators are connected to different reference
levels during each clock period, as determined by the PRBS
and the one-of-N decoder. The reference level connected to
each comparator therefore vary. The number of ones on the
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Fig. 5. Illustration of the decoder.
comparator outputs are however the same for the same input,
only in a different order.
In this design we chose to use a carry-save adder that
reduces the 63 inputs to 10 outputs, as illustrated by Fig. 5.
The decoding of the 10 outputs to the binary value is done
using MATLAB. The depth of the tree is thereby limited
to six levels, which ensures that it will not limit the speed
performance of the ADC. In future designs the complete
decoding to a binary output can be accomplished on-chip by
introducing pipelining in the decoder. Further optimization
during the sizing of each full adder can also improve the
performance.
IV. RESULTS
The functionality of the designed ADC was validated by
simulations in Cadence using foundry provided BSIM3SOI
models for Eldo. The ADC was allowed to settle for 1.25 µs
at start-up before using the data and the input was 90 % of
full scale, i.e., 225 mV amplitude. The long settling time is a
major drawback of this topology, but can be reduced by further
optimization of the size of the switches in the reference net.
The effective number of bits (ENOB) as a function of the
sampling frequency for a low-frequency (9 MHz) sinusoid
input is plotted in Fig. 6. From this estimate it is seen that
the maximum sampling frequency fs, max is above 350 MHz.
Allowing a longer settling time before using the data indicated
an improvement of the ENOB. However, due to the very long
simulation time, more than two weeks on a Sun Blade 100,
this could not be fully evaluated. The improvement of ENOB
will be further investigated during the measurements. The mea-
surements will also reveal the maximum sampling frequency
and the effective resolution bandwidth (ERBW). The latter
might be affected negatively by the introduced switches in the
reference net, which also will be evaluated by measurements.
The simulated output power spectrum in Fig. 7 yields an
SFDR of 39 dB when not using DEM, and 45 dB when using
DEM. We expect that the improvement seen will be larger if
letting the simulation run for a longer time, thereby letting the
randomization of the reference levels to further distribute the
signal power of the spurious tones over the whole frequency
range.
The spectrum is plotted for frequencies up to 65 MHz,
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Fig. 6. Effective number of bits as a function of the sampling frequency for
a 9 MHz sinusoid input.
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Fig. 7. Simulated output power spectrum at 130 MHz sampling frequency
(a) without DEM and (b) with DEM.
the ADC to settle at start-up, resulting in the low-frequency
component seen in Fig. 7. In addition the uncertainty in the
resistor values was assumed to be Gaussian distributed with a
standard deviation of 10 % in this simulation. The comparator
offset standard deviation was scaled to 7.5 mV, since Vref is
0.5 V in the implementation, instead of the 1 V used in the
MATLAB simulations.
The average power consumption for a 9 MHz sinusoid input
and a 300 MHz sampling frequency is 92 mW. The ADC
consumed a total chip area of 3.9 mm2, including the pad
frame. The core area is 0.9 mm2. The layout is found in Fig. 8
where the different parts of the ADC are indicated.
V. CONCLUSIONS
The design of a 6-bit ﬂash ADC with dynamic element
matching incorporated in the reference net is presented.
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Fig. 8. Layout of the ADC.
The functionality of the designed ADC is evaluated by
simulation in Cadence using foundry provided models. The
simulations yield that the ADC has an average power con-
sumption of 92 mW for a 9 MHz sinusoid input and a
300 MHz sampling frequency. The converter has a maximum
sampling frequency of above 350 MHz. The total chip area is
3.9 mm2 and the core area of the ADC is 0.9 mm2.
A performance improvement of the SFDR by 6 dB is seen
when using DEM. The result is expected to be improved if
more samples is used, i.e., by increasing the simulation time.
This will be veriﬁed by measurements.
A drawback with the introduction of switches into the
reference net is that it imposed a 1.25 µs settling time at
start-up of the circuit. However, we believe that this can be
reduced by further optimization of the size of the switches in
the reference net.
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